发明名称 |
Apparatus and method to determine a most significant bit |
摘要 |
An adder using a leading zero/one detector (LZD) circuit and method of use determine an exact normalization shift with fewer logic levels and number of gates, resulting in saving considerable execution time to improve not only the timing as well as to reduce the size of the logic implementing the adder. In addition, a parallel method to locate the most significant digit is disclosed. Such an LZD circuit and method may be incorporated in an integrated circuit, and the LZD circuit includes a propagation value generator for generating a propagation value from input signals representing operands; and a location value generator for generating the location value from the generated propagation value.
|
申请公布号 |
US5920493(A) |
申请公布日期 |
1999.07.06 |
申请号 |
US19970912046 |
申请日期 |
1997.08.15 |
申请人 |
LUCENT TECHNOLOGIES, INC. |
发明人 |
LAU, HON SHING |
分类号 |
G06F7/00;G06F7/50;G06F7/74;(IPC1-7):G06F7/38 |
主分类号 |
G06F7/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|