发明名称 Synchronous read channel employing a frequency synthesizer for locking a timing recovery phase-lock loop to a reference frequency
摘要 A synchronous read channel is disclosed which samples an analog read signal from a magnetic read head positioned over a magnetic disk medium, filters the sample values according to a desired partial response, extracts timing information from the filtered sample values, and detects an estimated data sequence from the filtered sample values using a discrete time sequence detector. To ensure a small frequency error when timing recovery acquisition mode is entered, the timing recovery phase-lock loop (PLL) is first locked to a nominal read frequency which is the same as the write frequency. This is accomplished by multiplexing the output of the write frequency synthesizer into the timing recovery PLL in a lock-to-reference mode. Thereafter, the analog signal from the read head is multiplexed into the timing recovery PLL in order to acquire the actual frequency and phase of an acquisition preamble recorded prior to the user data.
申请公布号 US5917668(A) 申请公布日期 1999.06.29
申请号 US19970822174 申请日期 1997.03.21
申请人 发明人
分类号 G11B5/012;G11B5/09;G11B20/10;G11B20/12;G11B20/14;G11B20/18;G11B27/30;H03M13/31;(IPC1-7):G11B5/09 主分类号 G11B5/012
代理机构 代理人
主权项
地址