Clock distribution circuit for integrated circuits

摘要

The clock frequency for all logic circuits is generated by a common generator and then multiplied up for the individual circuits, minimising power consumption.