发明名称 |
Synchronous dynamic random access memory architecture for sequential burst mode |
摘要 |
<p>An electronic memory device which includes a memory array having a plurality of memory cells arranged into a plurality of units. Each unit is divided into a first portion including only even addressed memory cells and a second portion including only odd addressed memory cells. A column decoder and row decoder are coupled to the memory array for selecting a number of the plurality of memory cells. A sense amplifier is coupled to the memory array for performing read and write operations from the selected memory cells. An address line is split for application of a split address to said even and odd addressed memory cells.</p> |
申请公布号 |
EP0924707(A2) |
申请公布日期 |
1999.06.23 |
申请号 |
EP19980120095 |
申请日期 |
1998.10.24 |
申请人 |
SIEMENS AKTIENGESELLSCHAFT |
发明人 |
PFEFFERL, KARL PETER |
分类号 |
G11C11/401;G11C7/10;G11C11/407;(IPC1-7):G11C7/00 |
主分类号 |
G11C11/401 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|