发明名称 Valid flag for disabling allocation of accelerated graphics port memory space
摘要 A computer system having a core logic chipset that functions as a bridge between an Accelerated Graphics Port ("AGP") bus device such as a graphics controller, and a host processor and computer system memory wherein a Graphics Address Remapping Table ("GART table") is used by the core logic chipset to remap virtual memory addresses used by the AGP graphics controller into physical memory addresses that reside in the computer system memory. The GART table enables the AGP graphics controller to work in contiguous virtual memory address space, but actually use non-contiguous blocks or pages of physical system memory to store textures, command lists and the like. Contiguous virtual memory address space must be allocated for the AGP device within the addressable memory space of the computer system, typically 4 gigabytes using 32 bit addressing. The required amount of virtual memory address space for AGP is determined from the AGP device and the information is put into a register of the core logic so that the computer system software may allocate the required amount of memory and assign a base address thereto during computer system startup or POST. An AGP Valid bit is set to indicate whether an AGP device is present or not. If the AGP device is not present, then no virtual memory address space is allocated during the computer system startup.
申请公布号 US5914727(A) 申请公布日期 1999.06.22
申请号 US19970925773 申请日期 1997.09.09
申请人 COMPAQ COMPUTER CORP. 发明人 HORAN, RONALD T.;JONES, PHILLIP M.;SANTOS, GREGORY N.;LESTER, ROBERT ALLAN;ELLIOTT, ROBERT C.
分类号 G06F12/02;G06F12/10;H04N7/26;H04N7/50;(IPC1-7):G06F15/16 主分类号 G06F12/02
代理机构 代理人
主权项
地址