发明名称 Semiconductor device trench isolation structure with polysilicon bias voltage contact
摘要 A semiconductor device, polysilicon-contacted trench isolation- structure that provides improved electrical isolation stability, a method of operating a polysilicon-contacted trench isolated semiconductor device, and a process for manufacturing a polysilicon-contacted trench isolation structure. The trench isolation structure includes an isolation trench formed in a semiconductor substrate. The isolation trench has a layer of trench lining oxide, a layer of trench lining silicon nitride and a trench fill polysilicon (poly 1) layer. Exposed lateral surfaces of the poly 1, which extend above the trench lining silicon nitride, are contacted to another layer of polysilicon (poly 2). The method of operation includes applying a bias voltage to the trench fill poly 1 layer via poly 2. The process for manufacture includes etching an isolation trench that extends through a layer of field oxide and into a semiconductor substrate. After forming layers of trench lining oxide, trench lining silicon nitride and trench fill poly 1 in the isolation trench, the trench lining silicon nitride is etched back to expose lateral surfaces of the trench fill poly 1. A poly 2 layer is then deposited and makes contact with the exposed lateral surfaces of the trench fill poly 1.
申请公布号 US5914523(A) 申请公布日期 1999.06.22
申请号 US19980024329 申请日期 1998.02.17
申请人 NATIONAL SEMICONDUCTOR CORP. 发明人 BASHIR, RASHID;YINDEEPOL, WIPAWAN
分类号 H01L21/762;H01L21/763;H01L21/765;(IPC1-7):H01L23/58 主分类号 H01L21/762
代理机构 代理人
主权项
地址