首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
ACCESORIO PARA TAPIZADO.
摘要
申请公布号
ES1041103(U)
申请公布日期
1999.06.16
申请号
ES19980002554U
申请日期
1998.10.13
申请人
SCT, S.A. SECCIONES CONTINUAS TECNICAS.
发明人
LLORACH GASPAR JOSEP
分类号
B68G7/12;(IPC1-7):B68G7/12
主分类号
B68G7/12
代理机构
代理人
主权项
地址
您可能感兴趣的专利
METHOD AND DEVICE FOR DETECTING OBJECTS IN THE DARK USING A VEHICLE CAMERA AND A VEHICLE LIGHTING SYSTEM
OBJECT RECOGNITION DEVICE, VEHICLE HAVING THE SAME AND METHOD OF CONTROLLING THE SAME
EVENT SENSING METHOD AND SYSTEM USING DCT COEFFICIENT IN SURVEILLANCE CAMERA
APPARATUS AND METHOD FOR DOCUMENT IMAGE ORIENTATION DETECTION
SYSTEMS AND METHODS FOR DETERMINING AN EMOTIONAL ENVIRONMENT FROM FACIAL EXPRESSIONS
SYSTEMS AND METHODS FOR RECOGNIZING FACES USING NON-FACIAL INFORMATION
Cryptographic Key Visualization
IMAGE CAPTURE ENHANCEMENT USING DYNAMIC CONTROL IMAGE
CAPACITIVE SENSOR ARCHITECTURE FOR BIOMETRIC SENSING
METHOD AND SYSTEM FOR ASSET TRACKING IN AN ENTERPRISE ENVIRONMENT
INFORMATION BEARING MEDIUM AND INFORMATION PROCESSING SYSTEM
SKIMMER DEVICE DETECTION
LOW OVERHEAD RANDOM PRE-CHARGE COUNTERMEASURE FOR SIDE-CHANNEL ATTACKS
ISOLATED PROGRAM EXECUTION ENVIRONMENT
METHOD FOR SIGNAL AND DATA ANALYSIS FOR DETERMINING WARNING SIGNALS FOR PATHOLOGICAL CONDITIONS AS WELL AS CORRESPONDING DEVICES AND SYSTEMS
INTEGRATED CIRCUIT DESIGN METHOD REDUCING CLOCK POWER AND INTEGRATED CLOCK GATER MERGED WITH FLIP-FLOPS
Processor-Implemented Systems and Methods for Time Domain Decomposition Transient Simulation
Method and System for Vision Measure for Digital Human Models
MODELING A THREE-DIMENSIONAL OBJECT HAVING MULTIPLE MATERIALS
SERVER AND DATA SEARCH METHOD