| 摘要 |
<p>A method and apparatus for automatically testing the design of a simulate integrated circuit containing a network of flip-flops. The network is put into a reset state and each flip-flop is tested to determine if it has expected input and output states. If the flip-flop is likely to transition, it is listed as a potential fault.</p> |
