发明名称 |
Continuous byte-stream encoder/decoder using frequency increase and cyclic redundancy check |
摘要 |
A continuous byte stream encoder/decoder process where a continuous stream of ATM data cells is received with a plurality of words, where each word has a plurality of bits in parallel. The ATM data cell is analyzed and new control words are created to convey information such as Start-of-Cell, parity and synchronization signals for the serializer and deserializer chip set. These control words are combined with the data words of the ATM data cell to form a combined word stream. This word stream having a higher word transfer rate than the original ATM data cell. This combined word stream is fed to a known 8B/10B encoder which further modifies the data for proper transmission over an AC coupled serial path. Data from the 8B/10B decoder is then serialized through known serialization/deserialization chip sets passed over the serial path and then deserialized back into an recombined word stream. This word stream is decoded both with a 8B/10B decoder and with a frequency decreasing decoder to restore the data to its original data cell format.
|
申请公布号 |
US5907566(A) |
申请公布日期 |
1999.05.25 |
申请号 |
US19970865246 |
申请日期 |
1997.05.29 |
申请人 |
3COM CORPORATION |
发明人 |
BENSON, MILES;KIMMITT, MYLES;ATER, DAN |
分类号 |
G06F11/10;H04L1/00;H04L12/56;H04Q11/04;(IPC1-7):G06F11/00 |
主分类号 |
G06F11/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|