Method and apparatus for single clocked, non-overlapping access in a multi-port memory cell

摘要

The data processing system of the present invention implements a multi-port memory cell and control therefor. In response to a single clock signal, the cell is accessed during multiple, non-concurrent intervals during a single clock cycle. Each of the accesses during the clock cycle are over a different line.