发明名称 |
Method for measuring dimensional anomalies in photolithographed integrated circuits using overlay metrology, and masks therefor |
摘要 |
Line shortening and other defects in integrated circuits are measured by imprinting accuracy determinative patterns in the scribe lines or die margins of the mask field. The patterns are ideally formed in the general nature of the usual box in a box configuration with one of the boxes being specially configured to include a series of lines and spaces having narrow widths comparable to the width of the lines to be formed in the integrated circuit. The use of the narrow lines provides the box in a box configuration with the same line shortening that the circuit feature will itself experience. Small spaces between the lines permit the standard measuring equipment to locate at the ends of the lines.
|
申请公布号 |
US5902703(A) |
申请公布日期 |
1999.05.11 |
申请号 |
US19970826482 |
申请日期 |
1997.03.27 |
申请人 |
VLSI TECHNOLOGY, INC. |
发明人 |
LEROUX, PIERRE;SATYENDRA, SETHI;ZIGER, DAVID |
分类号 |
G03F7/20;(IPC1-7):G03F9/00 |
主分类号 |
G03F7/20 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|