| 摘要 |
<p>A 'virtual FIFO' system for use in buffering data between transacting buses (12, 18) that transfer data at different rates includes a memory device (31) and a controller (35) that partitions the memory device into multiple regions (32-1, 32-2, 32-N), each of which is configured to operates as a distinct data buffer.</p> |
