A loading arrangement for a logic gate

摘要

A loading arrangement for the input stage of a source coupled logic gate, which loading arrangement comprises a loading element having at least one resistive element and at least one voltage limiting element connected in parallel with one another. There is also disclosed a loading arrangement comprising resistive and voltage limiting elements connected in parallel.