TIMING CIRCUIT

摘要

A timing circuit for recording the duration of intervals between a plurality of events in a data stream, comprising at least two timing channels, each arranged to generate a signal representing time elapsed between events. The rate of change of the signal generated by each timing channel varies with increasing interval duration, and the timing channels are arranged such that each event terminates the operation of one timing channel and initiates operation of another timing channel.