发明名称 Serial bus for transmitting interrupt information in a multiprocessing system
摘要 A programmable interrupt controller for use in a multiprocessing environment that can support a serial bus to send interrupt information to the processors. The interrupt serial bus has a data line to drive all the interrupt information to all the processors and a clock line to synchronize edges for the data stream. A third line, normally tri-stated, may be used to provide a parity error indication for the serial bus. The serial data includes a processor identification, a pin identification and state information. As the programmable interrupt controller sends the interrupt data on the serial bus, all the processors clock the data and check parity. If a processor finds a parity error, it drives the parity error indication low so that the information may be transmitted again. No processor will execute the command contained in the serial message before the time has elapsed for any of the processors to report a parity error. If there is no parity error, the processor accepts and decodes the message and asserts or deasserts the appropriate signal.
申请公布号 US5892956(A) 申请公布日期 1999.04.06
申请号 US19970934261 申请日期 1997.09.19
申请人 ADVANCED MICRO DEVICES, INC. 发明人 QURESHI, QADEER A.;BAILEY, JOSEPH A.;MUDGETT, DAN S.
分类号 G06F9/46;G06F13/26;(IPC1-7):G06F9/46 主分类号 G06F9/46
代理机构 代理人
主权项
地址