发明名称 Trench capacitor DRAM cell and method of making the same
摘要 A memory cell, which includes a transistor and a capacitor, for use in a DRAM uses a silicon-filled vertical trench as the capacitor and a vertical transistor superposed over the vertical trench in a silicon chip. An epitaxial layer is formed at the top of the fill in the trench to impart seed information to the primarily polysilicon silicon fill in the trench. A polysilicon layer is deposited over the top surface of the chip, is apertured over the top of the trench, and has its sidewalls oxidized. The opening is then refilled with epitaxial silicon in which there is created in operation an inversion layer that serves as the channel of the transistor, and the deposited polysilicon layer serves as the word line. Another silicon layer is deposited over the epitaxial layer to serve as the bit line. The source/drain regions of the transistor are formed at the merger of the deposited layer with the fill in the trench and the merger with the polysilicon layer that serves as the bit line. <IMAGE>
申请公布号 EP0905772(A2) 申请公布日期 1999.03.31
申请号 EP19980116300 申请日期 1998.08.28
申请人 SIEMENS AKTIENGESELLSCHAFT 发明人 SCHELLER, GERD;GALL, MARTIN
分类号 H01L27/108;H01L21/8242;(IPC1-7):H01L21/824 主分类号 H01L27/108
代理机构 代理人
主权项
地址