发明名称 |
Circuit synchronization with multiple clock signals |
摘要 |
A data processing system having a first circuit and a second circuit that together control a third circuit by a respective first control signal and a second control signal. The first circuit issues a request signal to the second circuit to trigger initiation of the operation of the third circuit and the second circuit returns a grant signal to the first circuit to indicate that operation of the third circuit has completed. An advance controller within the second circuit serves to start to synchronize the grant signal back to the clock signal of the first circuit at one of a plurality of possible times that is selected to match the relative frequencies of the clock signals driving the first circuit and the second circuit. |
申请公布号 |
GB2294561(B) |
申请公布日期 |
1999.03.31 |
申请号 |
GB19940021661 |
申请日期 |
1994.10.27 |
申请人 |
* ADVANCED RISC MACHINES LIMITED;* ARM LIMITED |
发明人 |
KEITH STANLEY PETER * CLARKE |
分类号 |
G06F12/00;G06F1/08;G06F1/12;G06F13/36;G06F13/42;(IPC1-7):G06F1/12 |
主分类号 |
G06F12/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|