发明名称 |
Apparatus and method for decreasing the access time to non-cacheable address space in a computer system |
摘要 |
In a computer system, a multi-port bus controller interposed between a CPU, system memory, and an expansion bus detects when a CPU access is to non-cacheable address space and begins a bus cycle to access the data before receiving a "miss" from a cache coupled to the CPU. By detecting non-cacheable address space independently and in parallel with the cache miss determination, the multi-port bus controller saves from one to three clock cycles in each bus cycle that accesses non-cacheable address space.
|
申请公布号 |
US5890216(A) |
申请公布日期 |
1999.03.30 |
申请号 |
US19970919578 |
申请日期 |
1997.08.28 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
DERRICK, JOHN E.;HERRING, CHRISTOPHER M. |
分类号 |
G06F12/08;(IPC1-7):G06F12/00 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|