发明名称 PACKET PROCESSING METHOD AND APPARATUS
摘要 <p>A method and apparatus for processing a data packet, for delivery to a designated location, store selective portions of the packet header in a high speed cache memory to increase processing speed and hence throughput for a packet delivery system. The apparatus and method receive the packets from a data channel source and store portions of the header in cache, and at least the remainder of each data packet is stored in a slower speed memory. A CPU accesses the stored header portion of each packet in cache for necessary protocol and destination information processing of the data packet. The header portions are then overwritten with new data and combined with the remainder of the data packet stored in slower speed memory for transmission to the next packet destination. Preferably, the address at which the remainder portions are stored in slower speed memory determine the cache addresses at which the header portion is stored in high speed cache memory.</p>
申请公布号 EP0606368(B1) 申请公布日期 1999.03.24
申请号 EP19920921294 申请日期 1992.09.22
申请人 BAY NETWORKS, INC. 发明人 HARRIMAN, EDWARD, S., JR.
分类号 H04L12/46;G06F7/38;G06F12/08;H04L12/56;H04L29/06;(IPC1-7):H04J3/24 主分类号 H04L12/46
代理机构 代理人
主权项
地址