发明名称 |
Circuit and method for using early reset to prevent CMOS corruption with advanced power supplies |
摘要 |
The reset circuit including a logic gate coupled to an electrical component containing the CMOS memory. The logic gate includes an output and at least a first and second inputs. The first input is configured to receive a first signal indicating that a power-down sequence has been requested. The second input, however, is configured to receive a second signal being a system reset signal. As a result, during a power-down sequence, CMOS memory is precluded from being accessed almost immediately after the first signal has been deactivated while other devices are powered-down in a normal fashion.
|
申请公布号 |
US5884084(A) |
申请公布日期 |
1999.03.16 |
申请号 |
US19960742116 |
申请日期 |
1996.10.31 |
申请人 |
INTEL CORPORATION |
发明人 |
NELSON, ALBERT RUDY;SYED, IRFAN;MANALOOR, JOSEPH |
分类号 |
G06F1/24;(IPC1-7):G06F1/26 |
主分类号 |
G06F1/24 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|