发明名称 Multiprocessing system configured to perform prefetch coherency activity with separate reissue queue for each processing subnode
摘要 A computer system includes multiple processing nodes, each of which is divided into subnodes. Transactions from a particular subnode are performed in the order presented by that subnode. Therefore, when a first transaction from the subnode is delayed to allow performance of coherency activity with other processing nodes, subsequent transactions from that subnode are delayed as well. Additionally, coherency activity for the subsequent transactions may be initiated in accordance with a prefetch method assigned to the subsequent transactions. In this manner, the delay associated with the ordering constraints of the system may be concurrently experienced with the delay associated with any coherency activity which may need to be performed in response to the subsequent transactions. In order to respect the ordering constraints imposed by the computer system, a system interface within the processing nodes employs an early completion policy for prefetch operations. If prefetch coherency activity for a transaction completes prior to coherency activity for another transaction from the same subnode, the early completion policy assigned to that transaction is enacted. In a drop policy, the data corresponding to the transaction is discarded. A write policy is also defined in which data received in response to the prefetch coherency activity is stored in the local memory. Lastly, a clear policy may be enforced in which the coherency activity is indicated to be complete.
申请公布号 US5881303(A) 申请公布日期 1999.03.09
申请号 US19960674327 申请日期 1996.07.01
申请人 SUN MICROSYSTEMS, INC. 发明人 HAGERSTEN, ERIK E.;LOEWENSTEIN, PAUL N.;WONG-CHAN, MONICA C.
分类号 G06F15/16;G06F12/08;(IPC1-7):G06F12/00;G06F13/00 主分类号 G06F15/16
代理机构 代理人
主权项
地址