发明名称 Nonvolatile semiconductor storage including main decoder with predecoder
摘要 A nonvolatile semiconductor storage includes a memory cell array provided with a plurality of memory cell transistors including a plurality of blocks and arranged in each block as a matrix with rows and columns, and with a plurality of N-channel transistors whose sources are connected to an auxiliary bit line common to the drains of the memory cell transistors of each column. A word line is connected to control gates of memory cell transistors of each row of the memory cell array in common. A main bit line is connected to drains of N-channel transistors of each column of the memory cell array in common. An X decoder includes a predecoder for selecting a predetermined word line in accordance with an input address, a block decoder for selecting a block by outputting a block selection signal to the N-channel transistor of a predetermined block in accordance with an input address, and a main decoder for selecting a predetermined word line in accordance with the output of the predecoder or the block decoder. The main decoder includes a first N-channel transistor whose drain is connected to a corresponding output of the predecoder, whose source is connected to one corresponding word line, and to whose gate a block selection signal is input for each word line, a first P-channel transistor whose drain is connected to a corresponding output of the predecoder, whose source is connected to one corresponding word line, and to whose gate the inverted signal of said block selection signal is input, and a second N-channel transistor whose drain is connected to one corresponding word line, whose source is grounded, and to whose gate the inverted signal of the block selection signal is input, for each word line.
申请公布号 US5880995(A) 申请公布日期 1999.03.09
申请号 US19980049124 申请日期 1998.03.27
申请人 NEC CORPORATION 发明人 KOBATAKE, HIROYUKI
分类号 G11C16/02;G11C8/10;G11C16/06;G11C16/08;(IPC1-7):G11C16/06 主分类号 G11C16/02
代理机构 代理人
主权项
地址
您可能感兴趣的专利