发明名称 |
Method and apparatus for verifying a single phase clocking system including testing for latch early mode |
摘要 |
A method and apparatus are provided for efficiently verifying an on-chip single phase clocking system including testing for latch early mode. A variable delay clock circuit is provided for generating a plurality of delayed clock signals. A delay control register is selectively coupled to the variable delay clock circuit for controlling a delay value of each of the plurality of delayed clock signals. A scan control logic is coupled to the variable delay clock circuit for controlling an operational mode of the variable delay clock circuit. A plurality of latches having a clock input and a data input are coupled to the variable delay clock circuit. Each latch receives a respective one of the generated plurality of delayed clock signals and a data input signal is applied to the data input of a first one of the plurality of latches. The plurality of latches are connected in a chain with a respective latch output connected to a data input of a next latch and a last latch output of the plurality of latches provides an output data signal.
|
申请公布号 |
US5878055(A) |
申请公布日期 |
1999.03.02 |
申请号 |
US19970987702 |
申请日期 |
1997.12.09 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
ALLEN, DAVID HOWARD |
分类号 |
G01R31/28;G01R31/317;G01R31/3185;(IPC1-7):G01R31/28 |
主分类号 |
G01R31/28 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|