发明名称 System and method for controlling a slave processor
摘要 A system and method for controlling a slave processor from a master processor in which the slave processor is instructed to await the occurrence of a particular event and the arrival of a number of data words before processing additional requests. A wait request from the master processor includes identification of an event which must occur before processing is to resume. The master processor provides a number to a register accessible to the slave processor to indicate how many data words to await. The slave processor discontinues processing upon receiving the wait request. The slave processor detects the occurrence of the event and the arrival of the data words and then resumes processing. The register may include an indicator or flag that indicates when the number of data words set by the master processor has been received.
申请公布号 US5878216(A) 申请公布日期 1999.03.02
申请号 US19950432272 申请日期 1995.05.01
申请人 INTERGRAPH CORPORATION 发明人 YOUNG, DAVID W.;HOLT, JEFFREY J.
分类号 G06F3/14;G09G5/36;(IPC1-7):G06F13/32 主分类号 G06F3/14
代理机构 代理人
主权项
地址