Clock-synchronised single-chip memory device

摘要

The memory device has a memory divided into an ordinary memory region (2) and a memory region (4) storing sequential logic data, e.g, control signals, data signals and address signals. A data control circuit (3) and a logic data control circuit (1,5-7) receive and store the data values and the logic data values in the ordinary memory region and the logic data memory region respectively.