发明名称 |
Method to increase capacitance |
摘要 |
A high capacitance charge storage capacitor for a DRAM has a lower electrode in contact with one source/drain region of a transfer FET. The lower capacitor electrode includes a first layer of polysilicon deposited over part of the transfer FET and in contact with the source/drain region of the transfer FET. An oxide layer is deposited over the first polysilicon layer and then a sparse layer of hemispherical grained polysilicon is deposited on the surface of the oxide layer. The sparse layer of hemispherical grained polysilicon has grains on the order of approximately 100 nanometers across that are separated on the average by approximately 100 nanometers. The layer of oxide is etched using the sparse grains of hemispherical grained polysilicon as a mask, with the etch process stopping on the surface of the first layer of polysilicon. A second layer of polysilicon is deposited over the remaining grains of hemispherical grained polysilicon and over the column-shaped portions of the oxide layer left by the etching stop. A capacitor dielectric is formed over the second layer of polysilicon and then an upper capacitor electrode is provided.
|
申请公布号 |
US5869368(A) |
申请公布日期 |
1999.02.09 |
申请号 |
US19970934785 |
申请日期 |
1997.09.22 |
申请人 |
YEW, TRI-RUNG;LUR, WATER;SUN, SHIH-WEI |
发明人 |
YEW, TRI-RUNG;LUR, WATER;SUN, SHIH-WEI |
分类号 |
H01L21/02;H01L21/8242;H01L27/108;(IPC1-7):H01L21/824 |
主分类号 |
H01L21/02 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|