发明名称 Method for forming a high voltage gate dielectric for use in integrated circuit
摘要 A method for form an integrated circuit device begins by growing a tunnel oxide (22). The tunnel oxide is exposed to a nitrogen containing ambient whereby nitrogen is incorporated at atomic locations at the interface between the tunnel oxide (22) and a substrate (11). This tunnel oxide and nitrogen exposure is performed for all of a floating gate active area (12), a high voltage active area (14) and a logic gate active area (16). A floating gate electrode (24) and interpoly dielectric regions (26 through 30) are then formed in the floating gate region (12). The tunnel oxide (22) is etched from the active areas (14 and 16) whereby nitrogen contamination (32) may remain. An optional sacrificial oxidation and a low temperature 830 DEG C. wet oxidation process utilizing HCL, H2 and O2 is then used to grow a high voltage gate dielectric (34) which has been shown to improve charge to breakdown characteristics by a factor of 1,000. After the formation of the high voltage gate oxide (34), a lower voltage logic gate oxide (36) is then formed.
申请公布号 US5861347(A) 申请公布日期 1999.01.19
申请号 US19970887692 申请日期 1997.07.03
申请人 MOTOROLA INC. 发明人 MAITI, BIKAS;PAULSON, WAYNE;HEDDLESON, JAMES
分类号 H01L21/28;H01L21/8247;H01L27/105;(IPC1-7):H01L21/70 主分类号 H01L21/28
代理机构 代理人
主权项
地址