发明名称 Image processing circuit
摘要 An image processing circuit of the present invention includes a succession calculating circuit. In the succession calculating circuit, an average value calculating circuit determines an average value of image data, inputted via line memories, in a specific region, and a multivalue-binary converting circuit converts, in accordance with the average value, the image data into binary data in which the entire image data in the specific region are separated into black pixels and white pixels. A succeeding black pixels calculating circuit calculates the number of succeeding black pixels each in a main scanning direction and in a sub scanning direction, and determines respective maximum values in the main scanning direction and in the sub scanning direction so as to output the respective maximum values as a main scanning direction maximum succession and a sub scanning direction maximum succession. The types of the specific region including the target pixel are discriminated in accordance with the succession, a complexity, and a compared subtracted value so as to carry out an image process in accordance with image types, thus improving discrimination accuracy of image features, used for selecting of an image process which should be carried out, without causing the size of the circuit to increase. <IMAGE>
申请公布号 EP0891074(A1) 申请公布日期 1999.01.13
申请号 EP19980110092 申请日期 1998.06.03
申请人 SHARP KABUSHIKI KAISHA 发明人 KOBAYASHI, SETSUYA
分类号 H04N1/40 主分类号 H04N1/40
代理机构 代理人
主权项
地址