发明名称 METHOD FOR FABRICATING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
摘要 <p>A method for fabricating a semiconductor integrated circuit device, which comprises forming an SOG film by spin-coating over the gate electrode (14A) (word line WL) of a memory cell selecting MISFET (Qs) and the gate electrodes (14B, 14C) of a peripheral circuit in a DRAM, sintering the SOG film (24) by heat treatment at 800°C for about 1 min, and leveling a silicon oxide film (25) deposited thereon by CMP, thus improving the performance of filling the microgap between the gate electrodes (14A) (word lines WL) themselves while leveling the insulator film on the gate electrodes (14B, 14C).</p>
申请公布号 WO1999000838(P1) 申请公布日期 1999.01.07
申请号 JP1998002944 申请日期 1998.06.30
申请人 发明人
分类号 主分类号
代理机构 代理人
主权项
地址
您可能感兴趣的专利