Josephson integrated circuit having an output interface capable of providing output data with reduced clock rate,申请号EP19900310487-传众专利搜索

首页产品黄页商标征信

会员服务注册登录

法人/股东/高管

发明名称	Josephson integrated circuit having an output interface capable of providing output data with reduced clock rate
摘要
申请公布号	EP0420579(B1)	申请公布日期	1998.12.23
申请号	EP19900310487	申请日期	1990.09.25
申请人	FUJITSU LIMITED	发明人	KOTANI, SEIGO
分类号	G11C11/44;G06F5/06;G06F5/08;G06F9/38;H01L39/22;H03K19/195;(IPC1-7):G06F5/06	主分类号	G11C11/44
代理机构		代理人
主权项
地址

您可能感兴趣的专利

Indicator lamp comprising an optical device for recovering and distributing the light flux towards an annular reflector

GMR element having fixed magnetic layer provided on side surface of free magnetic layer

Ordering program data for loading on a device

Exterior vehicle mirror with forward folding feature

Detector of near-infrared light

Measuring apparatus and measuring method for pattern dependent jitter

Method for carrying out polymerization reactions

Dynamic cache partitioning

Fast fourier transform processor

System for measuring the effect of bearing errors in an active device

Vacuum assisted relief system (VARS)

Utilization of substituted imidazo[1,2-a]-pyridine compounds in pharmaceutical formulations

Method and apparatus to dynamically recalibrate VLSI chip thermal sensors through software control

AUTOMATICALLY TURNING ON A PORTABLE DEVICE BY DETECTING A BATTERY CONDITION

Redline extensible markup language (XML) schema

Age-stable composition having a polysaccharide

Derivatives of the insulinotropic peptide exendin-4 and methods of production thereof

Process for minimizing afterburn in a FCC regenerator

Portable radio module with host adapter

ELECTRICAL CONNECTOR HAVING SLIDE-ON REINFORCEMENT MEMBERS