发明名称 ELECTRONIC CIRCUITRY FOR TIMING AND DELAY CIRCUITS
摘要 <p>An electronic delay circuit (10) useful for the delayed initiation of detonators illustrates several novel features that may be combined, including a novel oscillator (34), a programmable timer circuit (32) and a run control circuit (46). The oscillator (34) generates a clock signal determined by the rate of discharge of a capacitor (34a) relative to a reference voltage REF. A second capacitor (34b) is charged to a voltage that exceeds REF, and when the first capacitor (34a) falls below REF, an internal signal is generated and the capacitors are switched, so that the first capacitor gets charged while the second is discharged. A latch (34f) produces clock pulses in response to the internal signals. The programmable timer circuit (32) includes a ripple counter (38) and a program bank (40) that loads a count in the counter upon initialization. Each stage of the counter (38) has separate inputs for set and clear signals, and the program bank (40) has a setting circuit and a clearing circuit for each counter stage. Each clearing circuit generates a signal of fixed duration and each setting circuit can generate a signal of two different durations, one of which exceeds the clear signal. During programming, the set signal of short or long duration is chosen and, in loading the counter, the longer of the set signal or the clear signal determines the state of the counter stage. The run control circuit (46) controls a gate (34h) that permits oscillator pulses to increment the counter (38), but closes gate (34h) should a temporary loss in power occur thus preventing the timer (32) from being re-initialized.</p>
申请公布号 WO9858228(A1) 申请公布日期 1998.12.23
申请号 WO1998US12112 申请日期 1998.06.16
申请人 THE ENSIGN-BICKFORD COMPANY 发明人 PATTI, ROBERT, S.
分类号 F42C11/06;F42B3/12;F42C19/08;G04F10/04;H03K3/0231;H03K3/353;H03K3/53;H03K17/28;(IPC1-7):F42C11/06 主分类号 F42C11/06
代理机构 代理人
主权项
地址