发明名称 |
Dual bus network cache controller system having rapid invalidation cycles and reduced latency for cache access |
摘要 |
A computer architecture where a processor with store-through cache is linked with a cache control module, a bus interface to dual system busses, a system spy module monitoring the dual system busses for new data overwrites and an invalidation queue for holding cache addresses to be invalidated while the entire network is controlled by a programmable state machine system for enabling cache access and cache invalidation operations.
|
申请公布号 |
US5845324(A) |
申请公布日期 |
1998.12.01 |
申请号 |
US19970815357 |
申请日期 |
1997.03.11 |
申请人 |
UNISYS CORPORATION |
发明人 |
WHITE, THEODORE CURT;SHETH, JAVESH VRAJLAL |
分类号 |
G06F12/08;(IPC1-7):G06F12/08 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|