发明名称 Self-aligned POCL3 process flow for submicron microelectronics applications using amorphized polysilicon
摘要 In a method of introducing phosphorous into an undoped gate polysilicon region formed as part of an integrated circuit structure, an initial MOS structure is developed utilizing conventional techniques through the lightly doped drain (LDD) implant step, with the exception, that, in this case, the gate polysilicon remains undoped. In accordance with the invention, dopant is then implanted into the source/drain regions such that the undoped gate polysilicon is amorphized, thereby eliminating the polysilicon grain boundaries. A CVD oxide layer is then formed and a CMP step is performed to expose the amorphized gate polysilicon region. A phosphorous oxychloride (POCl3) layer is then formed over the amorphized gate polysilicon and thermally annealed to drive phosphorous from the POCl3 layer into the polysilicon. The POCl3 layer is then removed.
申请公布号 US5843834(A) 申请公布日期 1998.12.01
申请号 US19960689334 申请日期 1996.08.08
申请人 NATIONAL SEMICONDUCTOR CORPORATION 发明人 NAEM, ABDALLA A.
分类号 H01L21/28;H01L21/336;(IPC1-7):H01L21/225 主分类号 H01L21/28
代理机构 代理人
主权项
地址