发明名称 |
Circuit and method to implement a least recently used cache set replacement technique |
摘要 |
A circuit for controlling which set of a four-way set associated cache memory receives data for storage includes a memory array for storing six bits of information representative of the relative use of the four sets within the cache memory. Least recently used (LRU) update logic operates in conjunction with bit write drivers to generate and write the six bits of information to the memory array in a single access cycle. Replace logic reads the stored information from the memory means and produces output signals therefrom. The output signals are used to control into which of the four sets data is written. Error detection and fault tolerant embodiments are also disclosed as is a method of controlling which set of a four-way set associative cache memory receives data for storage.
|
申请公布号 |
US5845320(A) |
申请公布日期 |
1998.12.01 |
申请号 |
US19960638819 |
申请日期 |
1996.04.29 |
申请人 |
MICRON TECHNOLOGY, INC. |
发明人 |
PAWLOWSKI, J. THOMAS |
分类号 |
G06F12/12;(IPC1-7):G06F12/12 |
主分类号 |
G06F12/12 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|