发明名称 Method for transmission of isochronous data with two cycle look ahead
摘要 A method for the loading and unloading of a FIFO in an isochronous transmission mechanism uses descriptor blocks which have both branch addresses and skip addresses. The method can recover from cycle loss by selectively resending or skipping a packet that should have been sent in the lost cycle. The method also works two cycles ahead of schedule, in an attempt to keep the FIFO loaded with all of the packets for two cycles of transmission. The FIFO is filled according to a DMA algorithm and drained according to a Link algorithm where the two algorithms are coordinated to communicate information about lost cycles and current demands or opportunities for transmission. If the Link algorithm detects a lost cycle, it communicates that to the DMA algorithm and the DMA algorithm seeks to compensate appropriately. These two algorithms describe mechanisms for the DMA and Link sides of an isochronous transmitter. Working in parallel, these two units can transmit isochronous packets on a serial bus, with two-cycle workahead, while supporting various recovery mechanisms for dealing with cycle loss. Each of the isochronous channels being transmitted by this system can use the recovery mechanisms, chosen as appropriate to best satisfy application-specific requirements.
申请公布号 US5845152(A) 申请公布日期 1998.12.01
申请号 US19970828831 申请日期 1997.03.19
申请人 APPLE COMPUTER, INC. 发明人 ANDERSON, ERIC WERNER;ENEBOE, MICHAEL K.;PURI, RAHOUL;STAATS, ERIK P.
分类号 G06F13/38;(IPC1-7):G06F13/00 主分类号 G06F13/38
代理机构 代理人
主权项
地址