发明名称 Wafer test method capable of completing a wafer test in a short time
摘要 On carrying out a wafer test for a plurality of semiconductor wafers, N in number, each having a plurality of chips, an initial wafer test is carried out for all of the semiconductor wafers to produce an initial wafer test result representing that each chip of each of the semiconductor wafers is any one of a good chip, a defective chip, and a predictive good chip which is predicted as the good chip if subjected to trimming. Subsequently, each of the predictive good chips is subjected to the trimming to be repaired as the good chips. After that, a final wafer test (8001-8012) is carried out for a reduced number M (M being a positive integer less than N) of sampled wafers sampled among the semiconductor wafers to produce a final wafer test result representing that each chip of each of the sampled wafers is any one of the good chip and the defective chip. The initial wafer test result for the semiconductor wafers except the sampled wafers is modified into a modified wafer test result for the semiconductor wafers except the sampled wafers so that each chip represented as the predictive good chip by the initial wafer test result is also represented as the good chip by the modified wafer test result. An entire wafer test result for all of the semiconductor wafers is produced by adding the modified wafer test result to the final wafer test result.
申请公布号 US5841713(A) 申请公布日期 1998.11.24
申请号 US19980111158 申请日期 1998.07.07
申请人 NEC CORPORATION 发明人 MAEDA, TETSUNORI
分类号 G01R11/22;G01R31/3185;G06F11/22;H01L21/66;(IPC1-7):G11C7/00 主分类号 G01R11/22
代理机构 代理人
主权项
地址
您可能感兴趣的专利