发明名称 Least significant bit and guard bit extractor
摘要 In connection with a logic circuit including a mask generator for determining a value for a so-called "sticky bit" in a binary number to be truncated and rounded, an intermediate signal is taken from the mask generator and an Exclusive-OR function applied to adjacent bits to generate a second mask containing or adjacent to a transition between the portion of the number to be dropped and the portion to be retained in the truncated number. The second mask is applied to different overlapping groups of bits in a portion of the number which contains the least significant bit and the guard bit as determined from the number of bits to be dropped, for example, by shifting out from a shifter, as the number is truncated and rounded to extract a specific bit in each group of bits. By extracting such specific bits using a mask, the extraction process is removed from the critical path of the processor which includes the shifter and the extraction process can proceed in parallel with the shifting process.
申请公布号 US5841683(A) 申请公布日期 1998.11.24
申请号 US19960718272 申请日期 1996.09.20
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 BECHADE, ROLAND ALBERT;HAYOSH, ROBERT;SHUMA, STEPHEN GERARD
分类号 G06F7/57;G06F7/76;(IPC1-7):G06F5/01 主分类号 G06F7/57
代理机构 代理人
主权项
地址