发明名称 Clock signal adjusting method and apparatus
摘要 A clock signal adjusting method and apparatus are applicable to an information processing system in which clock signals are distributed from a clock generating unit to a plurality of load units, each of the plurality of load units having at least a load element operated in synchronism with a clock signal input to each of the load units. In the clock signal adjusting method and apparatus, delay times set in each of a plurality of delay units are measured in accordance with setting instructions, each of the plurality of delay units delaying an input signal by a delay time set therein, setting instructions corresponding to delay times to be set in the plurality of delay units are input to the plurality of delay units based on measuring results obtained in the previous step, reference phase signals having predetermined phase differences are generated based on outputs of the plurality of delay units, and a phase of the clock signal distributed for the load element in each of the load units is adjusted based on phases of the reference phase signals thus generated.
申请公布号 US5842001(A) 申请公布日期 1998.11.24
申请号 US19950393442 申请日期 1995.02.23
申请人 FUJITSU LIMITED 发明人 KUBOTA, KATSUHISA
分类号 G06F1/06;G01R31/30;G06F1/08;G06F1/10;H03K5/13;(IPC1-7):G06F1/12 主分类号 G06F1/06
代理机构 代理人
主权项
地址