发明名称 SOI input protection circuit
摘要 In an input protection circuit having an SOI structure for protecting a MOSFET against breaking caused by a high voltage such as static electricity, a trench is provided in an SOI substrate to vertically pass through a silicon layer and a buried oxide film and reach the interior of a P-type silicon substrate. An n+ polysilicon layer is buried in the trench, to be connected with the silicon substrate by a P-N junction. A wire is connected to the n+ polysilicon layer. An end of the wire is connected to an input pad, and another end thereof is connected to an internal circuit. An input voltage is limited by an avalanche breakdown at the P-N junction in the interface between the n+ polysilicon layer and the P-type silicon substrate.
申请公布号 US5841172(A) 申请公布日期 1998.11.24
申请号 US19970833200 申请日期 1997.04.14
申请人 MITSUBISHI DENKI KABUSHIKI KAISHA 发明人 MORISHITA, FUKASHI;ARIMOTO, KAZUTAMI
分类号 H01L21/28;H01L21/02;H01L21/762;H01L27/02;H01L27/06;H01L27/12;H01L29/861;H01L29/866;(IPC1-7):H01L23/62 主分类号 H01L21/28
代理机构 代理人
主权项
地址