发明名称 Integrated semiconductor device having negative resistance
摘要 A memory cell of an SRAM includes an access transistor, and an MIS switching diode. The access transistor has a drain electrode connected to a bit line of a corresponding column, a source electrode connected to a storage node, and a gate electrode connected to a word line of a corresponding row. The threshold voltage of the access transistor is small than the threshold voltage of a bit line load transistor. The MIS switching diode is connected between the storage node and a second power supply potential node. The switching initiate voltage of the MIS switching diode is greater than the difference between the first potential and the threshold voltage of the bit line load transistor, and smaller than the difference between the first potential and the threshold voltage of the access transistor. Thus, data can be read/written and held accurately.
申请公布号 US5838609(A) 申请公布日期 1998.11.17
申请号 US19970925140 申请日期 1997.09.08
申请人 MITSUBISHI DENKI KABUSHIKI KAISHA 发明人 KURIYAMA, HIROTADA
分类号 G11C11/41;G11C8/16;G11C11/38;G11C11/39;G11C11/56;H01L27/10;H01L27/11;(IPC1-7):G11C11/00 主分类号 G11C11/41
代理机构 代理人
主权项
地址