发明名称 Checkpoint restart method and apparatus utilizing multiple log memories
摘要 Log memories for recording updated history of a main memory are provided. CPUs record the updated history of the main memory to either of the log memories and writes context thereof and content of a cache memory to the main memory at a checkpoint acquisition. The updated history of the main memory is switched from one of CPUs that has finished a checkpoint processing to other one of the log memories in which the CPUs do not use to record the updated history of the main memory. Normal processing is restarted without waiting for finishing the checkpoint acquisition of the other ones of CPUs.
申请公布号 US5828821(A) 申请公布日期 1998.10.27
申请号 US19960665542 申请日期 1996.06.18
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 HOSHINA, SATOSHI;SAKAI, HIROSHI;HIRAYAMA, HIDEAKI;OHMORI, SHIGEFUMI;FUJII, TAKAHIRO;MASUBUCHI, YOSHIO
分类号 G06F15/16;G06F11/14;G06F12/08;G06F15/177;(IPC1-7):G06F11/34 主分类号 G06F15/16
代理机构 代理人
主权项
地址