摘要 |
A memory device implementing a Kanerva memory system is provided having an address space (12) and key addresses (14) therein. The key addresses (14) partition the address space (12) such that a hypersphere (17) defined by a radius of capture (16) for each key address (14) does not overlap a hypersphere (17) of any other key address (14). By such partitioning, at most one key address (14) can be activated during a read or write operation. Each key address (14) has an address decoder (24) determining if an input address falls within the hypersphere (17) of the key address (14). If so, the key address (14) is activated and a memory element (26) within each key address (14) stores the address data within multiple bit binary counters (28) by incrementing upon storing a binary 1 and decrementing upon storing a binary 0 during a write operation. In read mode, the contents of multiple bit binary counters (28) are transferred out of the memory device (10).
|