发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT EQUIPPED WITH CLOCK SUPPLY CIRCUIT
摘要 <p>PROBLEM TO BE SOLVED: To provide the semiconductor integrated circuit which reduces a switching current and is equipped with the clock supply circuit with low power consumption. SOLUTION: This circuit is equipped with a frequency dividing circuit which divides the frequency of the external clock supplied from a clock supply terminal 2 and peripheral circuits 5A to 5D which are operated with its frequency- divided clocks, and as the above-mentioned frequency dividing circuit, a 1st clock supply circuit 3 which can generate the frequency-divided clock of the highest frequency and 2nd clock supply circuits 6A to 6D which generate the frequency-divided clocks that the peripheral circuits 5a to 5D require from the frequency-divided clock of the 1st clock supply circuit 3 are provided. Wires 7A to 7D for the clocks of high frequency which connect the 1st clock supply circuit 3 and 2nd supply circuits 6A to 6D are reduced in length and number to reduce the switching current.</p>
申请公布号 JPH10275024(A) 申请公布日期 1998.10.13
申请号 JP19970079500 申请日期 1997.03.31
申请人 NEC CORP 发明人 TERAUCHI YOJI
分类号 G06F1/08;G06F1/06;G06F1/10;H03K19/0175;(IPC1-7):G06F1/10;H03K19/017 主分类号 G06F1/08
代理机构 代理人
主权项
地址