发明名称 Method for manufacturing a DRAM with increased electrode surface area
摘要 A method of forming a capacitor on a semiconductor substrate includes forming a first silicon oxide layer on the semiconductor substrate. A first photoresist is patterned on the first silicon oxide layer. An etching step is used to etch the first dielectric layer to form a hole in the first silicon oxide layer that is aligned with a source/drain region in the substrate. Then the first photoresist is removed. A second photoresist is patterned on the first silicon oxide layer. The opening of the photoresist is wider than the opening of the hole. The first silicon oxide layer is etched using the second photoresist as an etching mask to form a contact hole. A first polysilicon layer is formed on the first silicon oxide layer and in the contact hole. Then a second silicon oxide layer is deposited on the first polysilicon layer. An anisotropic etching is performed to etch the second silicon oxide layer. Then a second polysilicon layer is formed on the first silicon oxide layer, the first polysilicon layer, the second silicon oxide layer. Then a patterning and an etching processes are used to etch the second polysilicon layer. The first oxide layer and the second oxide layer is removed by using a highly selective etching to form a bottom storage node of the capacitor.
申请公布号 US5821139(A) 申请公布日期 1998.10.13
申请号 US19960726647 申请日期 1996.10.07
申请人 VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATION 发明人 TSENG, HORNG-HUEI
分类号 H01L21/02;H01L21/8242;H01L27/108;(IPC1-7):H01L21/824;H01L21/20 主分类号 H01L21/02
代理机构 代理人
主权项
地址
您可能感兴趣的专利