发明名称 |
PLANAR PROCESS USING COMMON ALIGNMENT MARKS FOR WELL IMPLANTS |
摘要 |
A preferred embodiment of the present invention is a method of forming a device on a semiconductor substrate of a first conductivity type, the method comprising: forming a semiconducting layer on the substrate; etching alignment marks in the semiconducting layer (102); forming a first mask on the semiconducting layer to expose portions of the semiconducting layer; introducing dopants of a second conductivity type opposite the first conductivity type into the exposed portions of the semiconducting layer to form high-voltage tanks (104); removing the first mask; annealing the dopants introduced to form high-voltage tanks of a second conductivity type (105); forming a second mask on the semiconducting layer to expose second portions of the semiconducting layer; introducing dopants of a second conductivity type into the exposed second portions of the semiconducting layer to form low-voltage tanks (106); removing the second mask; forming a third mask on the semiconducting layer to expose third portions of the semiconducting layer; introducing dopants of a first conductivity type into the exposed third portions of the semiconducting layer to form high-voltage tanks (107); removing the third mask; forming a fourth mask on the semiconducting layer to expose fourth portions of the semiconducting layer; introducing dopants of a first conductivity type into the exposed fourth portions of the semiconducting layer to form low-voltage tanks (108); and annealing dopants introduced to form high-voltage and low-voltage tanks of the first and second conductivity types. <IMAGE> |
申请公布号 |
EP0562309(A3) |
申请公布日期 |
1998.10.07 |
申请号 |
EP19930103298 |
申请日期 |
1993.03.02 |
申请人 |
TEXAS INSTRUMENTS INCORPORATED |
发明人 |
REYNOLDS, JAMES (NMI);SMAYLING, MICHAEL C. |
分类号 |
H01L21/266;H01L21/68;H01L21/822;H01L21/8234;H01L21/8247;H01L23/00;H01L23/544;H01L27/04;H01L27/08;(IPC1-7):H01L23/544;H01L27/06;H01L21/82 |
主分类号 |
H01L21/266 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|