发明名称 |
Multi-buffered configurable logic block output lines in a field programmable gate array |
摘要 |
A field programmable gate array having independently buffered output lines of a CLB for handling critical path situations. One of the CLB's output ports is coupled to a vertical interconnect line and a horizontal interconnect line. Two separate buffers are used to drive these lines. One buffer drives the horizontal interconnect line, while the other drives the vertical interconnect line. One of these lines is used to conduct the output signal that corresponds to the critical path. The other line is used to conduct the output signal onto other branches that are not part of the critical path. Hence, by using a separate buffer to drive the critical path, it is not loaded with the circuits associated with the non-critical branches.
|
申请公布号 |
US5815004(A) |
申请公布日期 |
1998.09.29 |
申请号 |
US19950543591 |
申请日期 |
1995.10.16 |
申请人 |
XILINX, INC. |
发明人 |
TRIMBERGER, STEPHEN M.;DUONG, KHUE |
分类号 |
H03K19/177;(IPC1-7):H03K7/38 |
主分类号 |
H03K19/177 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|