发明名称 TIME SWITCH STAGES AND SWITCHES
摘要 <p>The invention relates to the preservation of sequence integrity (TSSI) and frame integrity (TSFI) in switching wideband connections through a switch or a switch stage. The speech memory (17) in a switch stage (6.n) in the switch is extended to include storage positions (44.n) that in number correspond to the number of time slots in two frames. These storage positions are arranged into two parts (48, 49) of the same size in the speech memory (17). Furthermore, there is provided a delay control unit (26) in the time switch stage (6.n) for generating delay information based on control information in the control memory (23) of the switch stage (6.n) and a determined part of the counter information from a time slot counter circuit (28). This delay information controls, for each time slot, to/from (depending on if the speech memory (17) is arranged in an outgoing stage or an incoming stage) which one of the first (48) and second part (49) of the speech memory (17) that user data is switched.</p>
申请公布号 WO1998041054(A1) 申请公布日期 1998.09.17
申请号 SE1998000373 申请日期 1998.03.02
申请人 发明人
分类号 主分类号
代理机构 代理人
主权项
地址