发明名称 Parallel micro-relay bus switch for computer network communication with reduced crosstalk and low on-resistance using charge pumps
摘要 A micro-relay replaces electromechanical and solid-state opto-isolated relays in a computer network. The micro relay is an integrated circuit containing several bus switches in parallel. Each bus switch can make or break a connection. The bus switch is an n-channel MOS transistor with the source and drain connected to different network busses. A bus enable input causes the connection to be made or broken. The bus enable input is separately buffered for each gate of each MOS transistor to prevent crosstalk between bus switches. Since the MOS transistor stops conducting when the source is at a voltage level of the power-supply voltage minus the threshold voltage, a boosted voltage is applied to the gate of the MOS transistor to allow conduction even when the source is at the power-supply voltage level. The boosted voltage is generated by a charge pump. A substrate bias is applied to the transistors to prevent crosstalk from undershoots. Buffers for the gates of the bus switches are inverters that are connected to the boosted voltage rather than the power supply, and to the substrate voltage rather than ground. Thus the gates are driven to the boosted voltage or to the substrate voltage. For reduced crosstalk when the connection is broken, two transistors in series are used for each bus switch, with the intermediate node being pulled to ground when the bus switch is disabled, shielding the two transistors and the two network busses on opposite sides of the bus switch. An external capacitor is used to reduce noise from the charge pump.
申请公布号 US5808502(A) 申请公布日期 1998.09.15
申请号 US19960622703 申请日期 1996.03.26
申请人 HEWLETT-PACKARD CO.;PERICOM SEMICONDUCTOR CORP. 发明人 HUI, ALEX CHI-MING;YEN, YAO TUNG;FENG, EN-LING;DOVE, DANIEL J.
分类号 G11C7/10;H03K17/06;H03K17/16;(IPC1-7):H03L5/00 主分类号 G11C7/10
代理机构 代理人
主权项
地址
您可能感兴趣的专利