发明名称 SEMICONDUCTOR WAFER, AND MANUFACTURE THEREOF, AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND MANUFACTURE THEREOF
摘要 PROBLEM TO BE SOLVED: To provide an epitaxial wafer for a MIS(metal insulator semiconductor) device at a low cost, wherein the wafer is improved in gettering capacity and possessed of a gate oxide film (GOI) excellent in properties. SOLUTION: An epitaxial layer is made to grow on the main surface of a single crystal silicon wafer which is so tilted as to cross at right angles a crystal axis within an angle of 35 deg. from one of axes in the [010] direction in the (100) plane as a main plane and within an angle of 2.5 deg. to 15 deg. from a 100 crystal axis. By this setup, OSF(oxidation induced stacking fault) is restrained (a reduction in OSF dislocation density) from being induced on the surface (MISFET formation region) of the epitaxial layer, so that the silicon wafer of this constitution can be possessed of a heavy metal gettering capacity.
申请公布号 JPH10247731(A) 申请公布日期 1998.09.14
申请号 JP19970050087 申请日期 1997.03.05
申请人 HITACHI LTD;HITACHI VLSI ENG CORP 发明人 SATO TOMOMI;SHIMIZU HIROBUMI;SUZUKI NORIO;SAITOU SHIGEAKI;MATSUDA YASUSHI;SUGINO YUSHI;TANAKA TOSHIHIDE
分类号 C30B15/36;C30B25/20;C30B29/06;C30B31/22;C30B33/02;H01L21/20;H01L21/205;H01L21/322;H01L21/336;H01L21/8242;H01L21/8244;H01L27/10;H01L27/108;H01L27/11;H01L29/78 主分类号 C30B15/36
代理机构 代理人
主权项
地址