发明名称 Planar dielectric integrated circuit
摘要 <p>A planar dielectric integrated circuit is provided such that energy conversion loss between a planar dielectric line (14,24) and electronic components (50) is small and that impedance matching between them can be easily obtained. A planar dielectric line (14,24) is provided by causing two slots to oppose each other with a dielectric plate (30) interposed in between, a slot line (12,13) and line-conversion conductor patterns (10,11) are provided in the end portions of the planar dielectric line (14,24), and a FET (50) is disposed in such a manner as to be extended over the slot line (12,13). <IMAGE></p>
申请公布号 EP0862216(A2) 申请公布日期 1998.09.02
申请号 EP19980103379 申请日期 1998.02.26
申请人 MURATA MANUFACTURING CO., LTD. 发明人 ISHIKAWA, YOHEI;SAKAMOTO, KOICHI;YAMASHITA, SADAO;IIO, KENICHI
分类号 H01L27/01;H01L23/66;H01P3/02;H01P3/16;H01P5/08;H01P5/10;H01P7/10;H03B5/18;H03F3/60;(IPC1-7):H01L23/66 主分类号 H01L27/01
代理机构 代理人
主权项
地址
您可能感兴趣的专利